

Supporting Information for
Low-Resistance 2D/2D Ohmic Contacts: A Universal
Approach to High-Performance WSe₂, MoS₂, and MoSe₂
Transistors

Hsun-Jen Chuang¹, Bhim Chamlagain¹, Michael Koehler², Meehage Madusanka
Perera¹, Jiaqiang Yan^{2,3}, David Mandrus^{2,3}, David Tománek⁴, and Zhixian Zhou^{1,*}

¹ Physics and Astronomy Department, Wayne State University, Michigan 48201, USA

² Department of Materials Science and Engineering, The University of Tennessee,
Knoxville, TN 37996

³ Materials Science and Technology Division, Oak Ridge National Laboratory, Oak
Ridge, TN 37831

⁴ Physics and Astronomy Department, Michigan State University, East Lansing,
Michigan 48824, USA

* Email of the corresponding author: zxzhou@wayne.edu

Table of contents

- S1. Synthesis of bulk crystals of undoped WSe₂ and MoSe₂, Nb-doped WSe₂ and MoS₂, and Re-doped WSe₂
- S2. Fabrication of ultrathin TMD field-effect transistors (FETs) with 2D/2D contacts and h-BN encapsulated channel
- S3. Characterization of electrical contacts between metal (Ti/Au) and degenerately *p*-doped WSe₂
- S4. Contact resistance of WSe₂ 2D/2D homo-contacts
- S5. Transfer and output characteristics of a top-gated WSe₂ device with vertical 2D/2D contacts
- S6. Electrical characteristics of a *n*-type WSe₂ device with *n*-doped WSe₂ (Re_{0.005}W_{0.995}Se₂) as drain/source contacts
- S7. Hysteresis-free transfer curves of a *p*-type WSe₂ with 2D/2D homo-contacts
- S8. Comparison of geometric back gate capacitance with the back gate capacitance determined by Hall effect measurement
- S9. Summary of electrical characteristics of additional WSe₂ and MoS₂ devices with 2D/2D homo-contacts
- S10. Working principle of 2D/2D hetero-contacts of the devices in Fig. 4 of the main text.
- S11. Electrical characteristics of additional MoS₂ and WSe₂ channel devices with 2D/2D hetero-contacts
- S12. Comparison of the electrical characteristics of a WSe₂ measured 3 weeks apart

S1. Synthesis of bulk crystals of undoped WSe₂ and MoSe₂, Nb-doped WSe₂ and MoS₂, and Re-doped WSe₂

All TMD crystals (except undoped MoS₂ crystals, which were purchased from SPI Supplies) were synthesized by chemical vapor transport using iodine as transport agent. Single crystals of WSe₂ (MoSe₂) were grown as follows. Polycrystalline WSe₂ (MoSe₂) was first synthesized from a stoichiometric mixture of W (Mo) (Alfa-Aesar, 99.999%) and Se (Alfa-Aesar, 99.999%) powders. The mesh size is -22 for W (Mo) and -200 for Se. The starting materials were sealed in silica tubes under vacuum, and then slowly heated to 900 °C. The ampoules remained at 900°C for seven days, and then were allowed to furnace cool to room temperature. Single crystals of WSe₂ (MoSe₂) were then grown using the polycrystals as starting material and iodine as a transport agent (~17.5 mg/cm³ of iodine). The silica tubes containing phase-pure powder and iodine were sealed under vacuum and placed in a tube furnace with a 50°C temperature gradient from the hotter end of the tube containing the charge (1050 °C) to the colder end where growth occurs (1000 °C). The silica tubes with the powder inside were evacuated, backfilled with argon, then again evacuated, backfilled with argon, and evacuated one last time before sealing. Crystals in the form of shiny silver plates with typical size 5 × 5 × 0.1 mm³ grew over the course of 5 days. The as-grown crystals were phase-pure as determined by x-ray diffraction. For doped samples, 0.5% of Niobium (Rhenium) was used as substituent atoms for *p*-doping (*n*-doping), following similar procedure for growing undoped WSe₂ (MoSe₂) crystals. The only difference comes with the vapor transport. For the doped samples, the temperature gradient is from 1035°C to 985°C. In all cases, the heating rate was 1°C/minute, the samples dwelled about 5 days, and then furnace cooled. The purity and mesh of the dopants are as follows: Nb = -325 mesh, 99.99% pure, metals basis excluding Ta (Ta ≤ 500ppm); Re = -22 mesh, 99.999% pure.

S2. Fabrication of ultrathin TMD field-effect transistors (FETs) with 2D/2D contacts and h-BN encapsulated channel




Figure S1. Fabrication of TMD FETs with 2D/2D contacts and hBN encapsulated channel. **a(I-II)** Exfoliate atomically thin TMD channel material onto a PDMS stamp and stack it on top of a thin bottom h-BN (10 - 30 nm) pre-transferred onto the SiO₂/Si substrate. **a(III- IV)** Exfoliate and transfer a thin top h-BN crystal (5 - 20 nm) to encapsulate the TMD channel. **a(V-VI)** Stack degenerately doped TMD electrodes on top of the exposed contact areas of the TMD channel to make 2D/2D drain/source contacts. **a(VII)** Deposit metal electrodes on top of doped TMD drain/source contacts. **b(I)** Degenerately doped TMD exfoliated on SiO₂/Si substrate. **b(II)** TMD drain/source electrodes defined by EBL and SF₆ dry etching. **b(III-IV)** Pick-up and transfer of the degenerately doped TMD electrodes for 2D/2D contact fabrication. Polycarbonate(PC)/PDMS double layer is used for the TMD electrode pick-up and subsequent transfer process.

Fig. S1 shows the process flow of the device fabrication. Thin h-BN crystals (10 - 40 nm thick) were produced from bulk h-BN crystals by a mechanical cleavage method and subsequently transferred onto degenerately doped silicon substrate covered with a 270 - 290 nm-thick thermal oxide layer. Atomically thin flakes of undoped TMDs (e.g. WSe₂ as shown in **Fig. 1** of the main text) were exfoliated from bulk crystals onto a PDMS stamp. Using a home-built precision transfer stage, undoped few-layer TMD flakes used as the channel were subsequently transferred onto selected thin h-BN

crystals on the SiO₂/Si substrate. To passivate the TMD channel, a second thin h-BN crystal is exfoliated to a PDMS stamp and subsequently transferred onto the few-layer WSe₂ flake to cover its middle section while exposing its two ends for electrical contacts. To make 2D/2D contacts, degenerately doped TMDs are exfoliated on to Si/SiO₂ substrates, patterned into drain/source electrodes by electron-beam lithography and SF₆ dry etching, and transferred to the two exposed ends of the TMD channel as drain/source contacts using a pick-up method.¹⁻² Alternatively, thin flakes of degenerately doped TMDs can be exfoliated onto PDMS stamps and transferred to the two exposed ends of the TMD channel as drain/source contacts, especially for long channel devices. To improve the interface quality between the h-BN and TMD channel as well as between the doped TMD drain/source contacts and TMD channel, a mild annealing step was carried out after each transfer step at 250 °C for 30 minutes in a vacuum chamber purged by 10% H₂ and 90 Ar. The dimensions (e.g. the sample thickness) and the surface quality (e.g. the cleanness and smoothness) of the h-BN substrate and TMD channel were characterized by Park Systems atomic force microscopy (AFM) in the non-contact mode after each annealing step. Metal electrodes, consisting of 5 nm of Ti covered by 50 nm of Au, were fabricated to electrically wire up the degenerately doped TMD drain/source electrodes using standard electron beam lithography (EBL) and electron beam deposition.

S3. Characterization of electrical contacts between metal (Ti/Au) and degenerately *p*-doped WSe₂

Fig. S2a,b shows I_{ds} - V_{ds} characteristics of a 12 nm thick degenerately *p*-doped WSe₂ (Nb_{0.005}W_{0.995}Se₂) device with Ti/Au contacts measured at 300 K and 10 K. The linearity of the I_{ds} - V_{ds} characteristics down to 10 K indicates ohmic behavior, which is ascribed to the highly transparent contacts between heavily doped WSe₂ and Ti/Au metal electrode. The I_{ds} only slightly increases as the gate voltage changes from 0 V to -80 V, indicating heavy *p*-doping. The I_{ds} - V_{ds} characteristics also show weak temperature dependence, indicating absence of carrier freeze-out, which is consistent with degenerate doping.




Figure S2. Output characteristics of a 12 nm thick Nb-doped WSe₂ with Ti/Au contacts measured at **a**, 300 K and **b**, 10 K. The linear I_{ds} - V_{ds} characteristics down to cryogenic temperatures indicate barrier-free ohmic behavior. The weak gate voltage dependence and weak temperature dependence of the drain-source current are consistent with degenerate p -doping.

Since the measured effective contact resistance R_C in **Fig. 2c** of the main text is the series resistance of metal contact resistance (R_{MC}), the layer resistance of the TMD drain/source ($R_{C-layer}$), the 2D/2D junction contact resistance ($R_{C-2D/2D}$), and the layer resistance of the channel material underneath the drain/source contacts ($R_{Ch-layer}$). In order to optimize the 2D/2D contacts, it is important to separately determine and optimize these constituent resistances. Particularly, it is important to determine R_{MC} , the contact resistance between the Ti/Au electrodes and degenerately p -doped WSe₂. **Fig. S3a** shows a optical micrograph of a device structure used to extract the metal/ p -doped WSe₂ contact resistance R_{MC} , where the channel length is defined as the spacing between adjacent Ti/Au metal electrodes. The total resistance measured between any adjacent pair of electrodes is the sum of contact resistance R_{MC} and channel resistance. By plotting the total resistance (multiplied by the channel width) as a function of channel length, both contact resistance and channel resistance can be separately determined for a uniform channel with consistent contacts. **Fig. S3b, c**

shows the normalized total resistance as a function of channel length for the device measured at room temperature and 5 K. From the intercept of the linear fit to the total resistance, we extract the contact resistance $R_{MC} \sim 0.20 \text{ k}\Omega \mu\text{m}$ and $0.19 \text{ k}\Omega \mu\text{m}$ for room temperature and 5 K, respectively. Almost constant R_{MC} ($0.18 - 0.20 \text{ k}\Omega \mu\text{m}$) is observed for the entire temperature range between 5 K and 295 K, strongly indicating that the contacts between the degenerately p -doped WSe_2 and Ti/Au are ohmic, and have low contact resistance. The low R_{MC} is also expected to lead to high drive current. **Fig. S3d** shows the drain-source current as a function of drain-source voltage for a short channel of p -doped WSe_2 with a channel length of $\sim 0.22 \mu\text{m}$. The device exhibits a high drain current of $> 1.5 \text{ mA}/\mu\text{m}$ at $V_{ds} = 2 \text{ V}$ and $V_{bg} = 0 \text{ V}$.




Figure S3. a, Optical micrograph of a device structure for TLM measurement consisting of a $\sim 18 \text{ nm}$ thick degenerately p -doped WSe_2 ($\text{Nb}_{0.005}\text{W}_{0.995}\text{Se}_2$) with

Ti/Au metal contacts. Normalized total resistance as a function channel length measured at room temperature (**b**), and 5 K (**c**). **d**, Drain-source current as a function of drain-source voltage at $V_{bg} = 0$ V.

S4. Contact resistance of WSe₂ 2D/2D homo-contacts

Because the effective contact resistance R_C (~ 0.3 k Ω μ m) extracted from the WSe₂ device in **Fig 2** of the main text also includes a metal/*p*-doped-WSe₂ contact resistance of ~ 0.2 k Ω μ m, the actual 2D/2D contact resistance between degenerately *p*-doped WSe₂ drain/source and undoped WSe₂ channel is expected to be ~ 0.1 k Ω μ m or less. Similar R_C is also achieved in another WSe₂ device with 2D/2D homo-contacts and a 9.2 nm thick channel. **Fig.S4 a, b** shows the optical micrograph of a 9.2 nm thick WSe₂ channel with degenerately *p*-doped WSe₂ 2D/2D contacts and varying channel length between adjacent pairs of *p*-doped WSe₂ contacts. The top metal electrodes consist of 5 nm Ti and 50 nm Au. As shown in **Fig. S4c**, the normalized total resistance (multiplied by the channel width) increases linearly with the channel length. From the y intercept of the linear fit to total resistance, we extract a contact resistance of ~ 0.3 k Ω μ m, in excellent agreement with the result in **Fig. 2c** of the main text. As the thickness of the channel increases, the gate field tuning of the channel Fermi level becomes less effective because of the increased screening of the gate field by the carriers in the channel.³ As a result, the barrier at the 2D/2D interface between the degenerately doped drain/source and the channel cannot be completely eliminated in thicker samples, leading to a substantial increase of the 2D/2D interface resistance $R_{C-2D/2D}$. In addition, the layer resistance of the channel material underneath the drain/source contacts $R_{Ch-layer}$ is also expected to increase as the channel thickness increases. **Fig. S4c** shows the contact resistance R_C as a function of the WSe₂ channel thickness. When the channel thickness is below 10 nm, the effective contact resistance R_C is ~ 0.3 k Ω μ m. As the channel thickness increases beyond 10 nm, the effective contact resistance increases rapidly with the channel thickness, reaching ~ 3 k Ω μ m at a channel thickness of 30 nm due to the increased charge carrier screening and $R_{Ch-layer}$. Therefore, in order to obtain low 2D/2D contact resistance, it is crucial to

have a sufficiently thin channel (< 10 nm). However, as the thickness of the TMD channel reduces from few-layers to a monolayer, the valley degeneracy also decreases by a factor of three, leading to corresponding decrease of the density of states (DOS).⁴ The reduced availability of states for charge injection in a monolayer TMD channel may lead to higher 2D/2D junction resistance and reduced drive current compared to multilayer channels.⁵ Therefore, we focus on few-layer TMD channels in this study.




Figure S4. a, Optical micrograph of a 9.2 nm thick WSe₂ with 2D/2D homo-contacts for TLM measurement to determine the contact resistance **b**, Total resistance R (multiplied by the channel width) versus channel length L . The intercept of the linear fit on the vertical axis yields the contact resistance $2R_C$. **c**, Contact resistance as a function of the WSe₂ channel thickness.

S5. Transfer and output characteristics of a top-gated WSe₂ device with vertical 2D/2D contacts

Fig. S5 shows the transfer and output characteristics of a top-gated WSe₂ device with *p*-doped WSe₂ as drain and source contacts. In this device, a 10 nm thick h-BN crystal is used as the top-gate dielectric and Ti/Au is used as the top-gate electrode. A constant back-gate voltage is applied to electrostatically dope the WSe₂ in the 2D/2D contact region as well as in the under-lapped regions. As shown in **Fig. S5a**, the transfer characteristics at room temperature shows a near perfect subthreshold swing of 63 mV/dec, approaching the theoretical limit of ~ 60 mV/dec for an ideal MOSFET. As shown in **Fig. S5b**, the device exhibits clear current saturation at high drain/source voltages due to the channel pinch-off.




Figure S5. Room temperature transfer (a) and output (b) characteristics of a 3.5 nm thick WSe₂ device with degenerately *p*-doped WSe₂ as drain and source contacts. A back gate of - 40 V was applied to achieve ohmic drain/source contacts and turn on the underlap region between the top-gate electrode and drain/source contacts.

S6. Electrical characteristics of a *n*-type WSe₂ device with *n*-doped WSe₂ (Re_{0.005}W_{0.995}Se₂) as drain/source contacts

Fig. S6a,b shows the room temperature output and transfer characteristics of a WSe₂ device with degenerately *n*-doped WSe₂ as drain/source contacts. The device shows clear *n*-type behavior. As shown in **Fig. S6a**, the drain/source current is linear at all back gate voltages, indicating ohmic contacts. The transfer curve shows an on-off

ratio over 10^7 for electrons (**Fig. S6b**). The threshold voltage for the electron channel is much closer to zero than for the hole channel of WSe₂, suggesting that our WSe₂ crystals used as channel material are likely slightly *n*-doped.




Figure S6. Room temperature output (a) and transfer (b) characteristics of a 8.5 nm thick *n*-type WSe₂ FET device with highly *n*-doped WSe₂ as drain/source contacts. Both linear and log plots are shown in b.

S7. Hysteresis-free transfer curves of a *p*-type WSe₂ with 2D/2D homo-contacts.

Fig. S7 shows the two-terminal conductivity as a function of gate voltage for the WSe₂ device in **Fig. 3** of the main text with the gate voltage being swept along both directions. The hysteresis is negligibly small at 300 K, which further decreases with decreasing temperature until it completely disappears below 80 K.




Figure S7. Transfer curves of the WSe₂ device shown in **Fig. 3** of the main text with opposite gate sweep directions measured at 300 K (**a**), 200 K (**b**), 80K (**c**) and 40 K (**d**).

S8. Comparison of geometric back gate capacitance with the back gate capacitance determined by Hall effect measurement

Fig. S8a shows a Hall device with a WSe₂ channel encapsulated by h-BN from both top and bottom and on Si substrate with 285 nm of thermal oxide. The Hall bar structure was fabricated by placing degenerately *p*-doped WSe₂ thin flakes around the perimeter of an undoped WSe₂ flake sandwiched between a bottom h-BN substrate and a top h-BN that covers the center part of the TMD flake. 2D/2D contacts were

then formed between the degenerately p -doped WSe₂ flakes and the exposed edge areas of the undoped WSe₂ flake.⁶ Subsequently, metal electrodes were fabricated on top of the p -doped TMD contacts, and the stack was shaped into a Hall bar geometry such that the h-BN encapsulated WSe₂ forms the channel. The WSe₂ channel is ~ 22 nm thick, and the top and bottom h-BN passivation layers are ~ 20 nm and ~ 30 nm thick, respectively. The geometric back gate capacitance of the device is calculated to be ~ 10.8 nF/cm² based the parallel plate capacitor model and a dielectric constant of 3.5 for h-BN.⁷⁻⁸ We then performed Hall-effect measurement to determine the charge density as a function of gate voltage to extract the back gate capacitance. **Fig. S8b** shows the hole density determined by Hall measurement as a function of back gate voltage at 300 K. The slope of the gate dependence of hole density yields a back gate capacitance $C_{\text{bg-Hall}} = 9.8$ nF/cm², which is in excellent agreement with the geometric capacitance.




Figure S8. a, Optical micrograph of a h-BN encapsulated WSe₂ Hall bar device. **b**, Hole density extracted from Hall effect measurement as a function of back gate voltage at 300 K to determine the back gate capacitance.

S9. Summary of electrical characteristics of additional WSe₂ and MoS₂ devices with 2D/2D homo-contacts

Table S1

Device label	Channel/Contacts	Channel thickness (nm)	Length (μm)/ Width (μm)	μ _{FE} (cm ² /Vs) at RT and 80K	On/off ratio at RT V _{ds} =-1V
[2-15-15]_No3_04_12	WSe ₂ /p-WSe ₂	4.0	5.3/8.4	170 (RT) 380(80 K)	10 ⁷
[2-15-15]_No3_5-3_1 2	WSe ₂ /p-WSe ₂	3.0	3.2/6.2	150 (RT) 490(80 K)	10 ⁸
[3-23-15]_No1_2-5_1 2	WSe ₂ /p-WSe ₂	10	20/1.8	200 (RT) 580(80 K)	10 ⁶
[3-23-15]_No2 _2-5_12	WSe ₂ /p-WSe ₂	10	37.4/5	240 (RT) 630(80K)	10 ⁷
[4-4-15]_No3 -25_12	WSe ₂ /p-WSe ₂	3.5	14.8/ 4.7	250 (RT) 620(80K)	10 ⁹
[4-4-15]_No3 55_12	WSe ₂ /p-WSe ₂	3.5	10.8/ 3.0	200 (RT) 540 (80K)	10 ⁹
[5-29-15]_No.1 46_12	WSe ₂ /p-WSe ₂	6.4	14.5/ 3.3	230(RT) 700(80K)	10 ⁶
[7-12-15]_No.1 -60_12	MoS ₂ /p- MoS ₂	6.8	13/2.7	180(RT) 550(80K)	10 ⁷
[3-18-15]_No.3	MoS ₂ /p- MoS ₂	18	10.5/ 4.4	120(RT)	10 ⁶
[07-09-15]_No.1 -33_22	MoS ₂ /p- MoS ₂	6.0	12.5/ 7.4	200(RT) 700(80K)	10 ⁶

S10. Working principle of 2D/2D hetero-contacts of the devices in Fig. 4 of the main text.




Figure S9. Working principle of 2D/2D hetero contacts. Changes in lateral band profiles induced by forming optimum 2D/2D heterojunctions in MoSe₂ contacted by *p*-doped MoS₂ (Nb_{0.005}Mo_{0.995}S₂) **(a)** and *p*-doped WSe₂ (Nb_{0.005}W_{0.995}Se₂) **(b)**.

The detailed working principle of the MoSe₂ devices with 2D/2D hetero-contacts, shown in **Fig. 4** of the main text, is schematically illustrated in **Fig. S9**. We will consider the channel material to be *p*-doped for simplicity, independent of its intrinsic behavior. This assumption is justified in *p*-type transistors, where the doping level is adjusted by a gate voltage during operation. In a Gedanken experiment, we physically separate the channel into two parts along the lateral direction, which we call regions I and III, and show the band diagram in the top panels of **Fig. S9a, b**. Next, we form a hetero-junction between the left segment of the channel, called region I, and the degenerately *p*-doped electrode material. Applying a gate voltage, we align the

valence band maximum (VBM) of the channel material with the VBM of the degenerately doped electrode material, which eliminates a contact barrier at the 2D/2D junction and increases the level of p -doping in the channel material in region I. As seen in the middle panels of **Fig. S9a and b**, this misaligns the VBMs and Fermi levels in region I and the separate region III. We conclude the Gedanken experiment by joining regions I and III. The Fermi level in the entire system must adjust to the same value of region I, given by that of the degenerately doped electrode. The band realignment occurs in the newly formed interface region II, as seen in the bottom panels of **Fig. S9a, b**.

Fig. S9a depicts the situation in a 2D/2D heterojunction formed of degenerately p -doped MoS_2 ($\text{Nb}_{0.005}\text{Mo}_{0.995}\text{S}_2$) as the contact material and undoped MoSe_2 in the channel. As indicated in the middle panel of **Fig. S9a**, this junction requires a down-shift of the energy levels in region III by approximately the difference of the VBM in regions I and III to align the Fermi levels. As a consequence, a local up-turn occurs in the valence band in region II. This is accompanied by a flow of holes from region I towards the interface region II. Hole accumulation in region II builds up a local electric field that eventually prevents further charge redistribution. The Fermi level is now unique and the junction shows ohmic behavior since hole accumulation in region II does not hinder hole transport.

Different behavior occurs at the interface between degenerately p -doped WSe_2 ($\text{Nb}_{0.005}\text{W}_{0.995}\text{Se}_2$) and MoSe_2 . As seen in the middle panel of **Fig. S9b**, the VBM of the channel in optimum contact with the p -doped WSe_2 electrode in region I lies

above the VBM of MoSe₂ in region III. In this case, the valence band of the MoSe₂ channel bends downward at the lateral interface in region II, accompanied by a flow of holes away from this interface. Subsequent hole depletion in region II builds up a local electric field that eventually stops further charge redistribution. The Fermi level is now unique, but the junction shows non-ohmic behavior since hole depletion in region II acts as a barrier hindering hole transport.

S11. Electrical characteristics of additional MoS₂ and WSe₂ channel devices with 2D/2D hetero-contacts

Figure S10a shows the transfer characteristics of a MoS₂ channel contacted by degenerately *p*-doped WSe₂ drain/source contacts measured at different temperatures. Similar to MoSe₂ devices with *p*-doped WSe₂ contacts, the two-terminal conductivity decreases with decreasing temperature, indicating the presence of a contact barrier, which can be attributed to the formation of a lateral depletion region because the VBM of MoS₂ lies below the VBM of WSe₂. As shown in **Fig. S10b**, the two-terminal conductivity of a WSe₂ with degenerately *p*-doped MoS₂ drain/source contacts shows a metal insulator transition and the conductivity increases with decreasing temperature in the metallic regions, indicating ohmic contacts. Similar to the case of MoSe₂ contacted with *p*-doped MoS₂, a lateral accumulation region is formed near the drain/source contacts, leading to ohmic behavior.




Figure S10. Two-terminal conductivity of a MoS_2 channel device with degenerately p -doped WSe_2 drain/source contacts (a), and a WSe_2 channel device with degenerately p -doped MoS_2 drain/source contacts (b).

S12. Comparison of the electrical characteristics of a WSe_2 measured 3 weeks apart

Fig. S11 shows the two-terminal conductivity as a function of gate voltage of a hBN encapsulated WSe_2 device with 2D/2D homo-contacts measured at 300 K in the PPMS. No significant difference is observed between the original measurement and a measurement after three weeks of air exposure, indicating excellent air stability of the device.




Figure S11. Transfer curves of a WSe₂ devices with degenerately *p*-doped WSe₂ drain/source contacts measured three week apart.

References

1. Zomer, P. J.; Guimarães, M. H. D.; Brant, J. C.; Tombros, N.; van Wees, B. J. Fast pick up technique for high quality heterostructures of bilayer graphene and hexagonal boron nitride. *Applied Physics Letters* **2014**, *105*, 013101.
2. Wang, L.; Meric, I.; Huang, P. Y.; Gao, Q.; Gao, Y.; Tran, H.; Taniguchi, T.; Watanabe, K.; Campos, L. M.; Muller, D. A.; Guo, J.; Kim, P.; Hone, J.; Shepard, K. L.; Dean, C. R. One-Dimensional Electrical Contact to a Two-Dimensional Material. *Science* **2013**, *342*, 614-617.
3. Das, S.; Chen, H.-Y.; Penumatcha, A. V.; Appenzeller, J. High Performance Multilayer MoS₂ Transistors with Scandium Contacts. *Nano Lett.* **2012**, *13*, 100-105.
4. Kim, S.; Konar, A.; Hwang, W.-S.; Lee, J. H.; Lee, J.; Yang, J.; Jung, C.; Kim, H.; Yoo, J.-B.; Choi, J.-Y.; Jin, Y. W.; Lee, S. Y.; Jena, D.; Choi, W.; Kim, K. High-mobility and low-power thin-film transistors based on multilayer MoS₂ crystals. *Nature Commun.* **2012**, *3*, 1011.
5. Akinwande, D.; Petrone, N.; Hone, J. Two-dimensional flexible nanoelectronics. *Nat Commun* **2014**, *5*, 5678.
6. Cui, X.; Lee, G.-H.; Kim, Y. D.; Arefe, G.; Huang, P. Y.; Lee, C.-H.; Chenet, D. A.; Zhang, X.; Wang, L.; Ye, F.; Pizzocchero, F.; Jessen, B. S.; Watanabe, K.; Taniguchi, T.; Muller, D. A.; Low, T.; Kim, P.; Hone, J. Multi-terminal transport measurements of MoS₂ using a van der Waals heterostructure device platform. *Nat Nano* **2015**, *10*, 534-540.
7. Lee, G.-H.; Yu, Y.-J.; Cui, X.; Petrone, N.; Lee, C.-H.; Choi, M. S.; Lee, D.-Y.; Lee, C.; Yoo, W. J.; Watanabe, K.; Taniguchi, T.; Nuckolls, C.; Kim, P.; Hone, J. Flexible and Transparent MoS₂ Field-Effect Transistors on Hexagonal Boron Nitride-Graphene Heterostructures. *ACS Nano* **2013**, *7*, 7931-7936.
8. Chamlagain, B.; Li, Q.; Ghimire, N. J.; Chuang, H.-J.; Perera, M. M.; Tu, H.; Xu, Y.; Pan, M.; Xaio, D.; Yan, J.; Mandrus, D.; Zhou, Z. Mobility Improvement and Temperature Dependence in MoSe₂ Field-Effect Transistors on Parylene-C Substrate. *ACS Nano* **2014**, *8*, 5079-5088.